Design Engineer at System-on-Chip Technologies
Roman Sanine is a(n) Design Engineer working at System-on-Chip Technologies.
Get Roman Sanine's email for freeName | Position | Contacts | ||
---|---|---|---|---|
ST | Soc Technologies | CompanySystem-on-Chip Technologies | @soc….com(519) | Get contact |
CM | Cornel Mercea | PCB Design EngineerSystem-on-Chip Technologies | @soc….com(519) | Get contact |
RY | Robert Young | Vice President Sales & MarketingSystem-on-Chip Technologies | @soc….com(519) | Get contact |
GC | Gabriel Carle | Senior Design EngineerSystem-on-Chip Technologies | @soc….com(519) | Get contact |
SS | Shaowen Song | President & CTOSystem-on-Chip Technologies | @soc….com(519) | Get contact |
MF | Maria Fedorov | Project ManagerSystem-on-Chip Technologies | @soc….com(519) | Get contact |
WL | Wen Li | Senior Design EngineerSystem-on-Chip Technologies | @soc….com(519) | Get contact |
Name | Position | Contacts | ||
---|---|---|---|---|
JS | Jun Sagun | Senior PSU Design EngineerHuntkey | @huntkey.net(400) | Get contact |
TM | Thomas Mcleod | Design EngineerOpal Kelly Incorporated | @opa….com | Get contact |
MH | Mohinder Heran | Hardware Design EngineerDatapath Ltd | @dat…o.uk+44 1 | Get contact |
HS | Harpreet Singh | Senior SoC Design EngineerNVIDIA | @nvidia.com(408) | Get contact |
SP | Salvatore Palmeri | Highway Design EngineerDot Hill Systems | @seagate.com(303) | Get contact |
SS | Shefali Srivastava | ASIC FrontEnd Design EngineerCreative Labs | @ctl….com405-7 | Get contact |
JS | Jeff Scotten | Senior Hardware Design EngineerKazan Networks | @kaz….com(916) | Get contact |
GB | George Brierley | Design EngineerTLC | @tl-c.ru(718) | Get contact |
AA | Andy Atkins | Mechanical Design EngineerCaptec | @ca.….com(703) | Get contact |
ER | Eric Radosevich | Design EngineerOptima Stantron | @opt….com(770) | Get contact |