Senior Layout Engineer at Cirrus Logic
Marivic Maranon is a(n) Senior Layout Engineer working at Cirrus Logic.
Get Marivic Maranon's email for freeName | Position | Contacts | ||
---|---|---|---|---|
TP | Thomas P. | IP Integration EngineerCirrus Logic | @cirrus.com | Get contact |
KF | Korina Fotopoulou | Technology ManagerCirrus Logic | @cirrus.com | Get contact |
PM | Pete_ Myers | Facilities ManagerCirrus Logic | @cirrus.com | Get contact |
DG | Doug Gephardt | Manager of Validation and Characterization EngineeringCirrus Logic | @cirrus.com | Get contact |
JD | Justin Dougherty | VP of Engineering OperationsCirrus Logic | @cirrus.com | Get contact |
PC | Patrick Cadorette | Product and Test Engineering ManagerCirrus Logic | @cirrus.com | Get contact |
EV | Eduardo Velarde | Design Engineering ManagerCirrus Logic | @cirrus.com | Get contact |
PW | Paul Wang | Software Program ManagerCirrus Logic | @cirrus.com | Get contact |
DS | Daiwen Sun | Design EngineerCirrus Logic | @cirrus.com(512) | Get contact |
JK | Jim Kresse | Signal Processing SW EngineerCirrus Logic | @cirrus.com(512) | Get contact |
Name | Position | Contacts | ||
---|---|---|---|---|
GB | Giuseppe Bonaventura | Senior Layout EngineerSTMicroelectronics | @st.com+41 2 | Get contact |
RM | Rosario Murabito | Senior Layout EngineerSTMicroelectronics | @st.com+41 2 | Get contact |
PT | Piero Torricelli | Senior Layout EngineerSTMicroelectronics | @st.com+41 2 | Get contact |
MR | Marielee Ricamora | Senior Layout Engineer/Mask ManagementLattice Semiconductor | @lat….com(503) | Get contact |
MB | Marco Brianza | Senior Layout EngineerSTMicroelectronics | @st.com+41 2 | Get contact |
JC | Janet Cayabyab-Manzano | Senior Layout EngineerMediaTek | @med….com | Get contact |
VL | Vincent Lau | Analogue / RF Senior Layout EngineerMediaTek | @med….com | Get contact |
DM | Daniela Mineva | Senior Layout EngineerMELEXIS | @melexis.com+32 5 | Get contact |
LH | Lingli He | senior layout engineerIDT - Integrated Device Technology, Inc. | @idt.com+49 3 | Get contact |
RD | Roberto Demichela | Senior Layout EngineerSTMicroelectronics | @st.com+41 2 | Get contact |